Loading...
Searching...
No Matches
cfg_clock_default_100.h File Reference

Default STM32F4 clock configuration for 100MHz boards. More...

Detailed Description

#include "kernel_defines.h"
#include "macros/units.h"
+ Include dependency graph for cfg_clock_default_100.h:

Go to the source code of this file.

Clock PLL settings (100MHz)

#define CONFIG_CLOCK_PLL_M   (4)
 
#define CONFIG_CLOCK_PLL_N   (50)
 
#define CONFIG_CLOCK_PLL_P   (2)
 
#define CONFIG_CLOCK_PLL_Q   (4)
 
#define CONFIG_CLOCK_PLL_R   (4)
 

Clock bus settings (APB1 and APB2)

#define CONFIG_CLOCK_APB1_DIV   (2) /* max 50MHz */
 
#define CONFIG_CLOCK_APB2_DIV   (1) /* max 100MHz */
 

Macro Definition Documentation

◆ CONFIG_CLOCK_APB1_DIV

#define CONFIG_CLOCK_APB1_DIV   (2) /* max 50MHz */

Definition at line 85 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_APB2_DIV

#define CONFIG_CLOCK_APB2_DIV   (1) /* max 100MHz */

Definition at line 88 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_PLL_M

#define CONFIG_CLOCK_PLL_M   (4)

Definition at line 46 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_PLL_N

#define CONFIG_CLOCK_PLL_N   (50)

Definition at line 65 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_PLL_P

#define CONFIG_CLOCK_PLL_P   (2)

Definition at line 70 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_PLL_Q

#define CONFIG_CLOCK_PLL_Q   (4)

Definition at line 73 of file cfg_clock_default_100.h.

◆ CONFIG_CLOCK_PLL_R

#define CONFIG_CLOCK_PLL_R   (4)

Definition at line 76 of file cfg_clock_default_100.h.