Loading...
Searching...
No Matches
cpu_conf.h
Go to the documentation of this file.
1/*
2 * Copyright (C) 2023 Mesotic SAS
3 *
4 * This file is subject to the terms and conditions of the GNU Lesser
5 * General Public License v2.1. See the file LICENSE in the top level
6 * directory for more details.
7 */
8
22#ifndef CPU_CONF_H
23#define CPU_CONF_H
24
25#ifdef CPU_MODEL_NRF5340_APP
26#include "vendor/nrf5340_application.h"
27#include "vendor/nrf5340_application_bitfields.h"
28#include "vendor/nrf5340_application_peripherals.h"
29#elif defined(CPU_MODEL_NRF5340_NET)
30#include "vendor/nrf5340_network.h"
31#include "vendor/nrf5340_network_bitfields.h"
32#include "vendor/nrf5340_network_peripherals.h"
33#else
34#error "The CPU_MODEL of your board is currently not supported"
35#endif
36
37#include "cpu_conf_common.h"
38
39#ifdef __cplusplus
40extern "C" {
41#endif
42
47#define CPU_DEFAULT_IRQ_PRIO (1U)
49#ifdef CPU_MODEL_NRF5340_APP
50#define CPU_FLASH_BASE (0x00000000)
51#define CPU_IRQ_NUMOF (69U)
52#endif /* def CPU_MODEL_NRF5340_APP */
59#define FLASHPAGE_SIZE (4096U)
60#define FLASHPAGE_NUMOF (256U)
62/* The minimum block size which can be written is 4B. However, the erase
63 * block is always FLASHPAGE_SIZE.
64 */
65#define FLASHPAGE_WRITE_BLOCK_SIZE (4U)
66/* Writing should be always 4 bytes aligned */
67#define FLASHPAGE_WRITE_BLOCK_ALIGNMENT (4U)
70#ifdef __cplusplus
71}
72#endif
73
74#endif /* CPU_CONF_H */