33#if defined(CPU_FAM_STM32F0)
35 .rcc_mask = RCC_APB1ENR_CANEN,
42#if defined(CPU_FAM_STM32L4)
43 .rcc_mask = RCC_APB1ENR1_CAN1EN,
45 .rcc_mask = RCC_APB1ENR_CAN1EN,
46#if CANDEV_STM32_CHAN_NUMOF > 1
48 .master_rcc_mask = RCC_APB1ENR_CAN1EN,
53#if defined(CPU_FAM_STM32F1)
56#elif defined(CPU_FAM_STM32L4) || defined(CPU_FAM_STM32F4)
58#if defined(CPU_MODEL_STM32L432KC)
72 .tx_irqn = CAN1_TX_IRQn,
73 .rx0_irqn = CAN1_RX0_IRQn,
74 .rx1_irqn = CAN1_RX1_IRQn,
75 .sce_irqn = CAN1_SCE_IRQn,
77 .en_deep_sleep_wake_up =
true,
85#if (CANDEV_STM32_CHAN_NUMOF >= 2) && (CAN_DLL_NUMOF >= 2)
88 .rcc_mask = RCC_APB1ENR_CAN2EN,
90 .master_rcc_mask = RCC_APB1ENR_CAN1EN,
95#ifndef CPU_FAM_STM32F1
98 .en_deep_sleep_wake_up =
true,
99 .tx_irqn = CAN2_TX_IRQn,
100 .rx0_irqn = CAN2_RX0_IRQn,
101 .rx1_irqn = CAN2_RX1_IRQn,
102 .sce_irqn = CAN2_SCE_IRQn,
111#if (CANDEV_STM32_CHAN_NUMOF >= 3) && (CAN_DLL_NUMOF >= 3)
114 .rcc_mask = RCC_APB1ENR_CAN3EN,
116 .master_rcc_mask = RCC_APB1ENR_CAN3EN,
122 .en_deep_sleep_wake_up =
true,
123 .tx_irqn = CAN3_TX_IRQn,
124 .rx0_irqn = CAN3_RX0_IRQn,
125 .rx1_irqn = CAN3_RX1_IRQn,
126 .sce_irqn = CAN3_SCE_IRQn,