Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2019 Inria
3 * SPDX-License-Identifier: LGPL-2.1-only
4 */
5
6#pragma once
7
18
19#include "periph_cpu.h"
20#include "cfg_clock_32_1.h"
21#include "cfg_i2c_default.h"
22#include "cfg_rtt_default.h"
23#include "cfg_spi_default.h"
24#include "cfg_timer_default.h"
25
26#ifdef __cplusplus
27extern "C" {
28#endif
29
34static const uart_conf_t uart_config[] = {
35 {
36 .dev = NRF_UARTE0,
37 .rx_pin = GPIO_PIN(0, 19),
38 .tx_pin = GPIO_PIN(0, 20),
39#ifdef MODULE_PERIPH_UART_HW_FC
40 .rts_pin = GPIO_UNDEF,
41 .cts_pin = GPIO_UNDEF,
42#endif
43 .irqn = UARTE0_UART0_IRQn,
44 },
45};
46
47#define UART_NUMOF ARRAY_SIZE(uart_config)
48#define UART_0_ISR (isr_uart0)
50
51#ifdef __cplusplus
52}
53#endif
54
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:45
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
Common clock configuration for the nRF52 based boards.
UART device configuration.
Definition periph_cpu.h:217