Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2019 Freie Universität Berlin
3 * SPDX-License-Identifier: LGPL-2.1-only
4 */
5
6#pragma once
7
18
19#include "periph_cpu.h"
20#include "cfg_clock_32_1.h"
21#include "cfg_i2c_default.h"
22#include "cfg_rtt_default.h"
23#include "cfg_timer_default.h"
24
25#ifdef __cplusplus
26extern "C" {
27#endif
28
33static const uart_conf_t uart_config[] = {
34 {
35 .dev = NRF_UARTE0,
36 .rx_pin = GPIO_PIN(0, 8),
37 .tx_pin = GPIO_PIN(0, 6),
38#ifdef MODULE_PERIPH_UART_HW_FC
39 .rts_pin = GPIO_UNDEF,
40 .cts_pin = GPIO_UNDEF,
41#endif
42 .irqn = UARTE0_UART0_IRQn,
43 },
44};
45
46#define UART_0_ISR (isr_uart0)
47
48#define UART_NUMOF ARRAY_SIZE(uart_config)
50
55static const spi_conf_t spi_config[] = {
56 {
57 .dev = NRF_SPIM0,
58 .sclk = GPIO_PIN(0, 19),
59 .mosi = GPIO_PIN(0, 20),
60 .miso = GPIO_PIN(0, 21),
61 }
62};
63
64#define SPI_NUMOF ARRAY_SIZE(spi_config)
66
67#ifdef __cplusplus
68}
69#endif
70
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:45
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
Common clock configuration for the nRF52 based boards.
SPI device configuration.
Definition periph_cpu.h:336
UART device configuration.
Definition periph_cpu.h:217