Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2016 Nicholas Jackson
3 * SPDX-FileCopyrightText: 2017 HAW Hamburg
4 * SPDX-License-Identifier: LGPL-2.1-only
5 */
6
7#pragma once
8
19
20#include "periph_cpu.h"
21
22#ifdef __cplusplus
23extern "C" {
24#endif
25
30/* the main clock is fixed to 48MHZ */
31#define CLOCK_CORECLOCK (48000000U)
33
42static const timer_conf_t timer_config[] = {
43 {
44 .cfg = GPT_CFG_16T,
45 .chn = 2,
46 },
47 {
48 .cfg = GPT_CFG_32T,
49 .chn = 1,
50 },
51 {
52 .cfg = GPT_CFG_16T,
53 .chn = 2,
54 },
55 {
56 .cfg = GPT_CFG_32T,
57 .chn = 1,
58 }
59};
60
61#define TIMER_NUMOF ARRAY_SIZE(timer_config)
63
75static const uart_conf_t uart_config[] = {
76 {
77 .regs = UART0,
78 .tx_pin = 13,
79 .rx_pin = 12,
80#ifdef MODULE_PERIPH_UART_HW_FC
81 .rts_pin = GPIO_UNDEF,
82 .cts_pin = GPIO_UNDEF,
83#endif
84 .intn = UART0_IRQN
85 }
86};
87#define UART_NUMOF ARRAY_SIZE(uart_config)
89
94#define I2C_NUMOF (1)
95#define I2C_SCL_PIN (4)
96#define I2C_SDA_PIN (5)
98
99#ifdef __cplusplus
100}
101#endif
102
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
#define GPT_CFG_32T
GPT register values.
@ UART0_IRQN
21 UART0 Rx and Tx
#define UART0
UART0 register bank.
Timer device configuration.
Definition periph_cpu.h:263
UART device configuration.
Definition periph_cpu.h:217