Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * Copyright (C) 2014 Loci Controls Inc.
3 *
4 * This file is subject to the terms and conditions of the GNU Lesser
5 * General Public License v2.1. See the file LICENSE in the top level
6 * directory for more details.
7 */
8
19#ifndef PERIPH_CONF_H
20#define PERIPH_CONF_H
21
22#include "cpu.h"
23#include "periph_cpu.h"
24
25#include "cfg_clk_default.h"
26#include "cfg_timer_default.h"
27
28#ifdef __cplusplus
29extern "C" {
30#endif
31
36static const uart_conf_t uart_config[] = {
37 {
39 .rx_pin = GPIO_PIN(0, 0),
40 .tx_pin = GPIO_PIN(0, 1),
41#ifdef MODULE_PERIPH_UART_HW_FC
42 .cts_pin = GPIO_UNDEF,
43 .rts_pin = GPIO_UNDEF
44#endif
45 }
46};
47
48/* interrupt function name mapping */
49#define UART_0_ISR isr_uart0
50
51/* macros common across all UARTs */
52#define UART_NUMOF ARRAY_SIZE(uart_config)
53
60#define I2C_IRQ_PRIO 1
61
62static const i2c_conf_t i2c_config[] = {
63 {
65 .scl_pin = GPIO_PIN(0, 2),
66 .sda_pin = GPIO_PIN(0, 4)
67 },
68};
69
70#define I2C_NUMOF ARRAY_SIZE(i2c_config)
77static const spi_conf_t spi_config[] = {
78 {
79 .num = 0,
80 .mosi_pin = GPIO_PIN(0, 4),
81 .miso_pin = GPIO_PIN(0, 5),
82 .sck_pin = GPIO_PIN(0, 2),
83 .cs_pin = GPIO_PIN(3, 0)
84 }
85};
86
87#define SPI_NUMOF ARRAY_SIZE(spi_config)
94#define SOC_ADC_ADCCON3_EREF SOC_ADC_ADCCON3_EREF_AVDD5
95
96static const adc_conf_t adc_config[] = {
97 GPIO_PIN(0, 6),
98};
99
100#define ADC_NUMOF ARRAY_SIZE(adc_config)
103#ifdef __cplusplus
104} /* end extern "C" */
105#endif
106
107#endif /* PERIPH_CONF_H */
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:46
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
@ I2C_SPEED_FAST
fast mode: ~400 kbit/s
Definition periph_cpu.h:279
Default clock configuration for cc2538 based boards.
#define UART0_BASEADDR
UART0 Instance.
ADC device configuration.
Definition periph_cpu.h:379
I2C configuration structure.
Definition periph_cpu.h:299
i2c_speed_t speed
Configured bus speed, actual speed may be lower but never higher.
Definition periph_cpu.h:304
SPI device configuration.
Definition periph_cpu.h:337
uint8_t num
number of SSI device, i.e.
Definition periph_cpu.h:296
UART device configuration.
Definition periph_cpu.h:218
USART_t * dev
pointer to the used UART device
Definition periph_cpu.h:219