cc26x2_cc13x2_fcfg.h

Go to the documentation of this file.

/*
 * SPDX-FileCopyrightText: 2016 Leon George
 * SPDX-License-Identifier: LGPL-2.1-only
 */
 
#pragma once

 
#include <cc26xx_cc13xx.h>
 
#ifdef __cplusplus
extern "C" {
#endif

typedef struct {
    reg8_t __reserved1[0xA0]; 
    reg32_t MISC_CONF_1; 
    reg32_t MISC_CONF_2; 
    reg32_t __reserved2[0x2]; 
    reg32_t HPOSC_MEAS_5; 
    reg32_t HPOSC_MEAS_4; 
    reg32_t HPOSC_MEAS_3; 
    reg32_t HPOSC_MEAS_2; 
    reg32_t HPOSC_MEAS_1; 
    reg32_t CONFIG_FE_CC26; 
    reg32_t CONFIG_FE_CC13; 
    reg32_t CONFIG_RF_COMMON; 
    reg32_t CONFIG_SYNTH_DIV2_CC26_2G4; 
    reg32_t CONFIG_SYNTH_DIV2_CC13_2G4; 
    reg32_t CONFIG_SYNTH_DIV2_CC26_1G; 
    reg32_t CONFIG_SYNTH_DIV2_CC13_1G; 
    reg32_t CONFIG_SYNTH_DIV4_CC26; 
    reg32_t CONFIG_SYNTH_DIV4_CC13; 
    reg32_t CONFIG_SYNTH_DIV5; 
    reg32_t CONFIG_SYNTH_DIV6_CC26; 
    reg32_t CONFIG_SYNTH_DIV6_CC13; 
    reg32_t CONFIG_SYNTH_DIV10; 
    reg32_t CONFIG_SYNTH_DIV12_CC26; 
    reg32_t CONFIG_SYNTH_DIV12_CC13; 
    reg32_t CONFIG_SYNTH_DIV15; 
    reg32_t CONFIG_SYNTH_DIV30; 
    reg32_t __reserved3[0x17]; 
    reg32_t FLASH_NUMBER; 
    reg32_t __reserved4; 
    reg32_t FLASH_COORDINATE; 
    reg32_t FLASH_E_P; 
    reg32_t FLASH_C_E_P_R; 
    reg32_t FLASH_P_R_PV; 
    reg32_t FLASH_EH_SEQ; 
    reg32_t FLASH_VHV_E; 
    reg32_t FLASH_PP; 
    reg32_t FLASH_PROG_EP; 
    reg32_t FLASH_ERA_PW; 
    reg32_t FLASH_VHV; 
    reg32_t FLASH_VHV_PV; 
    reg32_t FLASH_V; 
    reg32_t __reserved5[0x3E]; 
    reg32_t USER_ID; /* User identification */
    reg32_t __reserved6[0x6]; 
    reg32_t FLASH_OTP_DATA3; 
    reg32_t ANA2_TRIM; 
    reg32_t LDO_TRIM; 
    reg32_t __reserved7[0xB]; 
    reg32_t MAC_BLE_0; 
    reg32_t MAC_BLE_1; 
    reg32_t MAC_15_4_0; 
    reg32_t MAC_15_4_1; 
    reg32_t __reserved8[0x4]; 
    reg32_t FLASH_OTP_DATA4; 
    reg32_t MISC_TRIM; 
    reg32_t RCOSC_HF_TEMPCOMP; 
    reg32_t __reserved9; 
    reg32_t ICEPICK_DEVICE_ID; 
    reg32_t FCFG1_REVISION; 
    reg32_t MISC_OTP_DATA; 
    reg32_t __reserved10[0x8]; 
    reg32_t IOCONF; 
    reg32_t __reserved11; 
    reg32_t CONFIG_IF_ADC; 
    reg32_t CONFIG_OSC_TOP; 
    reg32_t __reserved12[0x2]; 
    reg32_t SOC_ADC_ABS_GAIN; 
    reg32_t SOC_ADC_REL_GAIN; 
    reg32_t __reserved13; 
    reg32_t SOC_ADC_OFFSET_INT; 
    reg32_t SOC_ADC_REF_TRIM_AND_OFFSET_EXT; 
    reg32_t AMPCOMP_TH1; 
    reg32_t AMPCOMP_TH2; 
    reg32_t AMPCOMP_CTRL1; 
    reg32_t ANABYPASS_VALUE2; 
    reg32_t __reserved14[0x2]; 
    reg32_t VOLT_TRIM; 
    reg32_t OSC_CONF; 
    reg32_t FREQ_OFFSET; 
    reg32_t __reserved15; 
    reg32_t MISC_OTP_DATA_1; 
    reg32_t __reserved16[0xC]; 
    reg32_t SHDW_DIE_ID_0; 
    reg32_t SHDW_DIE_ID_1; 
    reg32_t SHDW_DIE_ID_2; 
    reg32_t SHDW_DIE_ID_3; 
    reg32_t __reserved17[0x7]; 
    reg32_t SHDW_OSC_BIAS_LDO_TRIM; 
    reg32_t SHDW_ANA_TRIM; 
    reg32_t __reserved18[0x3]; 
    reg32_t DAC_BIAS_CNF; 
    reg32_t __reserved19[0x2]; 
    reg32_t TFW_PROBE; 
    reg32_t TFW_FT; 
    reg32_t DAC_CAL0; 
    reg32_t DAC_CAL1; 
    reg32_t DAC_CAL2; 
    reg32_t DAC_CAL3; 
} fcfg_regs_t;

#define FCFG1_DAC_BIAS_CNF_LPM_TRIM_IOUT_m       0x0003F000
#define FCFG1_DAC_BIAS_CNF_LPM_TRIM_IOUT_s       12
#define FCFG1_DAC_BIAS_CNF_LPM_BIAS_WIDTH_TRIM_m 0x00000E00
#define FCFG1_DAC_BIAS_CNF_LPM_BIAS_WIDTH_TRIM_s 9
#define FCFG1_DAC_BIAS_CNF_LPM_BIAS_BACKUP_EN    0x00000100

#define FCFG_BASE            (0x50001000)

#define FCFG                 ((fcfg_regs_t *) (FCFG_BASE))
 
#ifdef __cplusplus
} /* end extern "C" */
#endif