Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2019 Kees Bakker, SODAQ
3 * SPDX-License-Identifier: LGPL-2.1-only
4 */
5
6#pragma once
7
17
18#include <stdint.h>
19
20#include "cpu.h"
21#include "periph_cpu.h"
22#include "cfg_clock_default.h"
23#include "cfg_rtc_default.h"
24#include "cfg_rtt_default.h"
25#include "cfg_timer_default.h"
26#include "cfg_usbdev_default.h"
27
28#ifdef __cplusplus
29extern "C" {
30#endif
31
36static const uart_conf_t uart_config[] = {
37 {
38 .dev = &SERCOM5->USART,
39 .rx_pin = GPIO_PIN(PB, 3), /* D0, RX Pin */
40 .tx_pin = GPIO_PIN(PB, 2), /* D1, TX Pin */
41#ifdef MODULE_PERIPH_UART_HW_FC
42 .rts_pin = GPIO_UNDEF,
43 .cts_pin = GPIO_UNDEF,
44#endif
45 .mux = GPIO_MUX_D,
46 .rx_pad = UART_PAD_RX_1,
47 .tx_pad = UART_PAD_TX_0,
48 .flags = UART_FLAG_NONE,
49 .gclk_src = SAM0_GCLK_MAIN,
50 },
51 {
52 /* Connected to the UBlox */
53 .dev = &SERCOM2->USART,
54 .rx_pin = GPIO_PIN(PA, 13),
55 .tx_pin = GPIO_PIN(PA, 12),
56#ifdef MODULE_PERIPH_UART_HW_FC
57 .rts_pin = GPIO_UNDEF,
58 .cts_pin = GPIO_UNDEF,
59#endif
60 .mux = GPIO_MUX_C,
61 .rx_pad = UART_PAD_RX_1,
62 .tx_pad = UART_PAD_TX_0,
63 .flags = UART_FLAG_NONE,
64 .gclk_src = SAM0_GCLK_MAIN,
65 },
66};
67
68/* interrupt function name mapping */
69#define UART_0_ISR isr_sercom5
70#define UART_1_ISR isr_sercom2
71
72#define UART_NUMOF ARRAY_SIZE(uart_config)
74
79
80/* ADC Default values */
81#define ADC_PRESCALER ADC_CTRLB_PRESCALER_DIV512
82
83#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG_GND
84#define ADC_GAIN_FACTOR_DEFAULT ADC_INPUTCTRL_GAIN_DIV2
85#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1
86
87static const adc_conf_chan_t adc_channels[] = {
88 /* port, pin, muxpos */
89 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA02 }, /* A0 */
90 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA03 }, /* A1 */
91 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB08 }, /* A2 */
92 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB09 }, /* A3 */
93 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA06 }, /* A4 */
94 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA07 }, /* A5 */
95 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA08 }, /* A6 */
96 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA09 }, /* A7 */
97 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA10 }, /* A8 */
98 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA11 }, /* A9 */
99#if 0
100 /* These pins are also used for RX/TX uart0 */
101 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB02 }, /* A10, TX */
102 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB03 }, /* A11, RX */
103#endif
104 { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA05 }, /* BAT_VOLT */
105};
106
107#define ADC_NUMOF ARRAY_SIZE(adc_channels)
109
114static const spi_conf_t spi_config[] = {
115 {
116 .dev = &SERCOM0->SPI,
117 .miso_pin = GPIO_PIN(PA, 8),
118 .mosi_pin = GPIO_PIN(PA, 10),
119 .clk_pin = GPIO_PIN(PA, 11),
120 .miso_mux = GPIO_MUX_C,
121 .mosi_mux = GPIO_MUX_C,
122 .clk_mux = GPIO_MUX_C,
123 .miso_pad = SPI_PAD_MISO_0,
124 .mosi_pad = SPI_PAD_MOSI_2_SCK_3,
125 .gclk_src = SAM0_GCLK_MAIN,
126#ifdef MODULE_PERIPH_DMA
127 .tx_trigger = SERCOM0_DMAC_ID_TX,
128 .rx_trigger = SERCOM0_DMAC_ID_RX,
129#endif
130 }
131};
132
133#define SPI_NUMOF ARRAY_SIZE(spi_config)
135
140static const i2c_conf_t i2c_config[] = {
141 {
142 .dev = &(SERCOM3->I2CM),
143 .speed = I2C_SPEED_NORMAL,
144 .scl_pin = GPIO_PIN(PA, 23),
145 .sda_pin = GPIO_PIN(PA, 22),
146 .mux = GPIO_MUX_C,
147 .gclk_src = SAM0_GCLK_MAIN,
148 .flags = I2C_FLAG_NONE
149 }
150};
151#define I2C_NUMOF ARRAY_SIZE(i2c_config)
153
154#ifdef __cplusplus
155}
156#endif
157
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:45
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition periph_cpu.h:277
Default RTC configuration for SODAQ boards.
@ UART_PAD_RX_1
select pad 1
@ I2C_FLAG_NONE
No flags set.
@ SPI_PAD_MISO_0
use pad 0 for MISO line
@ UART_FLAG_NONE
No flags set.
@ PB
port B
@ PA
port A
@ UART_PAD_TX_0
select pad 0
@ GPIO_MUX_D
select peripheral function D
@ GPIO_MUX_C
select peripheral function C
@ SPI_PAD_MOSI_2_SCK_3
use pad 2 for MOSI, pad 3 for SCK
#define ADC_INPUTCTRL_MUXPOS_PA05
Alias for PIN5.
Definition periph_cpu.h:123
#define ADC_INPUTCTRL_MUXPOS_PB08
Alias for PIN2.
Definition periph_cpu.h:120
#define ADC_INPUTCTRL_MUXPOS_PB02
Alias for PIN10.
Definition periph_cpu.h:128
#define ADC_INPUTCTRL_MUXPOS_PA10
Alias for PIN18.
Definition periph_cpu.h:136
#define ADC_INPUTCTRL_MUXPOS_PA11
Alias for PIN19.
Definition periph_cpu.h:137
#define ADC_INPUTCTRL_MUXPOS_PA08
Alias for PIN16.
Definition periph_cpu.h:134
#define ADC_INPUTCTRL_MUXPOS_PB09
Alias for PIN3.
Definition periph_cpu.h:121
#define ADC_INPUTCTRL_MUXPOS_PA09
Alias for PIN17.
Definition periph_cpu.h:135
#define ADC_INPUTCTRL_MUXPOS_PA07
Alias for PIN7.
Definition periph_cpu.h:125
#define ADC_INPUTCTRL_MUXPOS_PB03
Alias for PIN11.
Definition periph_cpu.h:129
#define ADC_INPUTCTRL_MUXPOS_PA06
Alias for PIN6.
Definition periph_cpu.h:124
#define ADC_INPUTCTRL_MUXPOS_PA02
ADC pin aliases.
Definition periph_cpu.h:118
#define ADC_INPUTCTRL_MUXPOS_PA03
Alias for PIN1.
Definition periph_cpu.h:119
#define SAM0_GCLK_MAIN
120 MHz main clock
Definition periph_cpu.h:73
ADC Channel Configuration.
I2C configuration structure.
Definition periph_cpu.h:298
SPI device configuration.
Definition periph_cpu.h:336
UART device configuration.
Definition periph_cpu.h:217