19#ifndef CONFIG_BOARD_HAS_LSE 
   20#define CONFIG_BOARD_HAS_LSE            1 
   23#include "periph_cpu.h" 
   25#include "cfg_rtt_default.h" 
   40        .rcc_mask = RCC_APB1ENR1_TIM5EN,
 
   46#define TIMER_0_ISR         isr_tim5 
   48#define TIMER_NUMOF         ARRAY_SIZE(timer_config) 
   58        .rcc_mask   = RCC_APB1ENR1_USART2EN,
 
   74#define UART_0_ISR          (isr_usart2) 
   76#define UART_NUMOF          ARRAY_SIZE(uart_config) 
  120#define VBAT_ADC            ADC_LINE(5) 
  125#define ADC_NUMOF           ARRAY_SIZE(adc_config) 
  149        .rcc_mask = RCC_APB1ENR1_TIM2EN,
 
  159        .rcc_mask = RCC_APB2ENR_TIM1EN,
 
  169#define PWM_NUMOF           ARRAY_SIZE(pwm_config) 
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
 
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
 
Common configuration for STM32 OTG FS peripheral.
 
@ GPIO_AF1
use alternate function 1
 
@ GPIO_AF7
use alternate function 7
 
@ STM32_USART
STM32 USART module type.
 
@ APB1
Advanced Peripheral Bus 1.
 
@ APB2
Advanced Peripheral Bus 2.
 
ADC device configuration.
 
PWM device configuration.
 
Timer device configuration.
 
UART device configuration.